View IBM13M8734HCD_4273888.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 1 of 21 features ? 168-pin registered 8-byte dual in-line memory module ? 8mx72 synchronous dram dimm ? performance: ? intended for 66/100mhz and pc100 applica- tions ? inputs and outputs are lvttl (3.3v) compatible ? single 3.3v 0.3v power supply ? single pulsed ras interface ? sdrams have four internal banks ? module has one physical bank ? fully synchronous to positive clock edge ? programmable operation: - dimm cas latency:3, 4 (registered mode), 2, 3 (buffered mode) - burst type: sequential or interleave - burst length: 1, 2, 4, 8, full-page (full- page supports sequential burst only) - operation: burst read and write or multiple burst read with single write ? data mask for byte read/write control ? auto refresh (cbr) and self refresh ? automatic and controlled precharge commands ? suspend mode and power down mode ? 12/9/2 addressing (row/column/bank) ? 4096 refresh cycles distributed across 64ms ? card size: 5.25" x 1.5" x 0.157" ? gold contacts ? sdram s in tsop - type ii package ? serial presence detect with write protect feature description IBM13M8734HCD is a registered 168-pin synchro- nous dram dual in-line memory module (dimm) organized as an 8mx72 high-speed memory array. the dimm uses nine 8mx8 sdrams in 400 mil tsop packages. the dimm achieves high-speed data-transfer rates of up to 100 mhz by employing a prefetch/pipeline hybrid architecture that synchro- nizes the output data to a system clock. the dimm is intended for use in applications oper- ating from 66mhz to 100 mhz, pc100, memory bus speeds, and/or heavily loaded bus applications. all control and address signals are re-driven through registers/buffers to the sdram devices. the dimm can be operated in either registered mode (rege pin tied high), where the control/address input sig- nals are latched in the register on one rising clock edge and sent to the sdram devices on the follow- ing rising clock edge (data access is delayed by one clock), or in buffered mode (rege pin tied low) where the input signals pass through the regis- ter/buffer to the sdram devices on the same clock. xtk simulation models of the dimm are available to determine which mode to design for. a phase-lock loop (pll) on the dimm is used to re- drive the clock signals to the sdram devices to minimize system clock loading. (ck0 is connected to the pll, and ck1, ck2, and ck3 are terminated on the dimm.) a single clock enable (cke0) con- trols all devices on the dimm, enabling the use of sdram power-down modes. prior to any access operation, the device cas latency and burst type/length/operation type must be programmed into the dimm by address inputs a0-a9 using the mode register set cycle. the dimm cas latency when operated in buffered mode is the same as the device cas latency as specified in the spd eeprom. the dimm cas latency when oper- ated in registered mode is one clock later due to the address and control signals being clocked to the sdram devices. the dimm uses serial presence detects imple- mented via a serial eeprom using the two-pin iic protocol. the first 128 bytes of serial pd data are programmed and locked by the dimm manufac- turer. the last 128 bytes are available to the cus- tomer and may be write protected by providing a high level to pin 81 on the dimm. an on-board pull- down resistor keeps this in the write-enable mode. all ibm 168-pin dimms provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint. -10 -260 -360 -360 units device latency 3223 clock frequency 66 100 66 100 mhz clock access time 8.2 7.2 10.2 7.2 ns . discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 2 of 21 19l7291.e93875a 8/99 card outline pin description ck0 - ck3 clock inputs dq0 - dq63 data input/output cke0 clock enable cb0 - cb7 check bit data input/output ras row address strobe dqmb0 - dqmb7 data mask cas column address strobe v dd power (3.3v) we write enable v ss ground s0, s2 chip selects nc no connect a0 - a9, a11 address inputs scl serial presence detect clock input a10/ap address input/autoprecharge sda serial presence detect data input/output ba0, ba1, (a13, a12) sdram bank address inputs sa0-2 serial presence detect address inputs wp spd write protect rege register enable 1 85 10 94 11 95 40 124 41 125 84 168 (front) (back) discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 3 of 21 pinout pin # front side pin # back side pin # front side pin # back side pin # front side pin # back side pin # front side pin # back side 1 v ss 85 v ss 22 cb1 106 cb5 43 v ss 127 v ss 64 v ss 148 v ss 2 dq0 86 dq32 23 v ss 107 v ss 44 nc 128 cke0 65 dq21 149 dq53 3 dq1 87 dq33 24 nc 108 nc 45 s2 129 nc 66 dq22 150 dq54 4 dq2 88 dq34 25 nc 109 nc 46 dqmb2 130 dqmb6 67 dq23 151 dq55 5 dq3 89 dq35 26 v dd 110 v dd 47 dqmb3 131 dqmb7 68 v ss 152 v ss 6 v dd 90 v dd 27 we 111 cas 48 nc 132 nc 69 dq24 153 dq56 7 dq4 91 dq36 28 dqmb0 112 dqmb4 49 v dd 133 v dd 70 dq25 154 dq57 8 dq5 92 dq37 29 dqmb1 113 dqmb5 50 nc 134 nc 71 dq26 155 dq58 9 dq6 93 dq38 30 s0 114 nc 51 nc 135 nc 72 dq27 156 dq59 10 dq7 94 dq39 31 nc 115 ras 52 cb2 136 cb6 73 v dd 157 v dd 11 dq8 95 dq40 32 v ss 116 v ss 53 cb3 137 cb7 74 dq28 158 dq60 12 v ss 96 v ss 33 a0 117 a1 54 v ss 138 v ss 75 dq29 159 dq61 13 dq9 97 dq41 34 a2 118 a3 55 dq16 139 dq48 76 dq30 160 dq62 14 dq10 98 dq42 35 a4 119 a5 56 dq17 140 dq49 77 dq31 161 dq63 15 dq11 99 dq43 36 a6 120 a7 57 dq18 141 dq50 78 v ss 162 v ss 16 dq12 100 dq44 37 a8 121 a9 58 dq19 142 dq51 79 ck2 163 ck3 17 dq13 101 dq45 38 a10/ap 122 ba0 59 v dd 143 v dd 80 nc 164 nc 18 v dd 102 v dd 39 ba1 123 a11 60 dq20 144 dq52 81 wp 165 sa0 19 dq14 103 dq46 40 v dd 124 v dd 61 nc 145 nc 82 sda 166 sa1 20 dq15 104 dq47 41 v dd 125 ck1 62 nc nc 83 scl 167 sa2 21 cb0 105 cb4 42 ck0 126 nc 63 nc 147 rege 84 v dd 168 v dd note: all pin assignments are consistent with all 8-byte unbuffered versions. ordering information part number organization clock cycle cas latency access time leads dimension power IBM13M8734HCD-260t 8mx72 10ns 2 6.0ns gold 5.25" x 1.5" x 0.157" 3.3v IBM13M8734HCD-360t 3 6.0ns IBM13M8734HCD-10t 15ns 3 8.0ns discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 4 of 21 19l7291.e93875a 8/99 x72 ecc sdram dimm block diagram (1 bank, x8 sdrams) rege pck rdqmb3 rdqmb2 dq0 dq1 dq2 dq3 dqm i/o 0 i/o 1 i/o 2 i/o 3 d0 rdqmb0 dq4 dq5 dq6 dq7 i/o 4 i/o 5 i/o 6 i/o 7 dq8 dq9 dq10 dq11 dqm i/o 0 i/o 1 i/o 2 i/o 3 d1 dq12 dq13 dq14 dq15 i/o 4 i/o 5 i/o 6 i/o 7 dq16 dq17 dq18 dq19 dqm i/o 0 i/o 1 i/o 2 i/o 3 d3 dq20 dq21 dq22 dq23 i/o 4 i/o 5 i/o 6 i/o 7 dq24 dq25 dq26 dq27 dqm i/o 0 i/o 1 i/o 2 i/o 3 d4 dq28 dq29 dq30 dq31 i/o 4 i/o 5 i/o 6 i/o 7 dq40 dq41 dq42 dq43 dqm i/o 0 i/o 1 i/o 2 i/o 3 d6 rdqmb4 dq44 dq45 dq46 dq47 i/o 4 i/o 5 i/o 6 i/o 7 dq48 dq49 dq50 dq51 dqm i/o 0 i/o 1 i/o 2 i/o 3 d7 dq52 dq53 dq54 dq55 i/o 4 i/o 5 i/o 6 i/o 7 dq56 dq57 dq58 dq59 dqm i/o 0 i/o 1 i/o 2 i/o 3 d8 dq60 dq61 dq62 dq63 i/o 4 i/o 5 i/o 6 i/o 7 cb0 cb1 cb2 cb3 dqm i/o 0 i/o 1 i/o 2 i/o 3 d2 cb4 cb5 cb6 cb7 i/o 4 i/o 5 i/o 6 i/o 7 rdqmb1 dq32 dq33 dq34 dq35 dqm i/o 0 i/o 1 i/o 2 i/o 3 d5 dq36 dq37 dq38 dq39 i/o 4 i/o 5 i/o 6 i/o 7 rdqmb5 rdqmb6 rdqmb7 # r s0 cs cs cs cs cs cs cs cs cs r s2 a0 serial presence detect a1 a2 sa0 sa1 sa2 scl sda v cc v ss d0 - d8 d0 - d8 ck0 pll ck1, ck2, ck3 terminated ras: sdrams d0 - d8 cas: sdrams d0 - d8 cke: sdrams d0 - d8 we: sdrams d0 - d8 s0/ s2 dqmb0 to dqmb7 ba0-ba1 a0-a11 ras cas cke0 we r s0/r s2 rdqmb0 - rdqmb7 r ras r cas rcke0 r we r e g i s t e r rba0 - rba1 ra0-ra11 ba0-ba1: sdrams d0-d8 a0-a11: sdrams d0-d8 note: dq wiring may differ from that described in this drawing; however dq/dqmb relationships are maintained as shown. v cc 10k # unless otherwise noted, resistor values are 10 ohms. wp 47k discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 5 of 21 clock wiring 10 ohm ck0 clock net wiring (ck0): in sdram sdram all pll clock sdram loads are equal-- fdbk (pll out to feedback input) 10 0hms ck1, ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in 12pf to out3 out10 12pf phase lock loop achieved in part through equal-length wiring. notes: sdram out4 pck register (1:1) 1. the pll is programmed via a combination of the feedback path and on-dimm loading. pll feedback produces zero phase shift from the delayed ck0 input. 2. card wiring and capacitance loading variation: 100 ps. 3. timing is based on a driver with a 1 volt/ns rise time. 4. feedback capacitorvalve determined by pll phase characteristics. one of three sdram outputs is shown. register (1:1) 5.1pf discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 6 of 21 19l7291.e93875a 8/99 input/output functional description symbol type signal polarity function ck0 - ck3 input pulse positive edge the system clock inputs. all the sdram inputs are sampled on the rising edge of their associ- ated clock. ck0 drives the pll. ck1, ck2, and ck3 are terminated. cke0 input level active high activates the sdram ck signal when high and deactivates the ck signal when low. by deacti- vating the clocks, cke low initiates the power down mode, the suspend mode, or the self refresh mode. s0, s2 input pulse active low enables the associated sdram command decoder when low and disables the command decoder when high. when the command decoder is disabled, new commands are ignored but previous operations continue. ras, cas we input pulse active low when sampled at the positive rising edge of the clock, cas, ras, and we define the operation to be executed by the sdram. ba0, 1 input level selects which sdram bank of four is activated. a0 - a9, a11, a10/ap input level during a bank activate command cycle, a0-a11 defines the row address (ra0-ra11) when sampled at the rising clock edge. during a read or write command cycle, a0-a8 defines the column address (ca0-ca8) when sampled at the rising clock edge. in addition to the column address, ap is used to invoke auto- precharge operation at the end of the burst read or write cycle. if ap is high, autoprecharge is selected and ba0, ba1 defines the bank to be precharged. if ap is low, autoprecharge is dis- abled. during a precharge command cycle, ap is used in conjunction with ba0, ba1 to control which bank(s) to precharge. if ap is high, all banks will be precharged regardless of the state of ba0 or ba1. if ap is low, then ba0 and ba1 are used to define which bank to precharge. dq0 - dq63, cb0 - cb7 input output level data and check bit input/output pins. dqmb0 - dqmb7 input pulse active high the data input/output masks, associated with one data byte, place the dq buffers in a high impedance state when sampled high. in read mode, dqmb has a latency of two clock cycles in buffered mode or three clock cycles in registered mode, and controls the output buffers like an output enable. in write mode, dqmb has a zero clock latency in buffered mode and a latency of one clock cycle in registered mode. in this case, dqmb operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. v dd , v ss supply power and ground for the module. rege input level active high (regis- ter mode enable) the register enable pin is used to permit the dimm to operate in buffered mode (inputs re- driven asynchronously) or registered mode (signals re-driven to sdrams when clock rises, and held valid until next rising clock). sa0 - 2 input level these signals are tied at the system planar to either v ss or v dd to configure the spd eeprom. sda input output level this is a bidirectional pin used to transfer data into or out of the spd eeprom. a resistor must be connected from the sda bus line to v dd to act as a pullup. scl input pulse this signal is used to clock data into and out of the spd eeprom. a resistor may be connected from the scl bus line to v dd to act as a pullup. wp input level active high this signal is pulled low on the dimm to enable data to be written into the last 128 bytes of the spd eeprom. discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 7 of 21 serial presence detect (part 1 of 3) byte # description spd entry value serial pd data entry (hexadecimal) notes 0 number of serial pd bytes written during production 128 80 1 total number of bytes in serial pd device 256 08 2 fundamental memory type sdram 04 3 number of row addresses on assembly 12 0c 4 number of column addresses on assembly 9 09 5 number of dimm banks 1 01 6 - 7 data width of assembly x72 4800 8 assembly voltage interface levels lvttl 01 9 sdram device cycle time (cl = 3) 10.0ns a0 1, 2 10 sdram device access time from clock at cl=3 -260 6.0ns 60 -360 6.0ns 60 -10 7.0ns 70 11 assembly error detection/correction scheme ecc 02 12 assembly refresh rate/type sr/1x(15.625us) 80 13 sdram device width x8 08 14 error checking sdram device width x8 08 15 sdram device attr: min clk delay, random col access 1 clock 01 16 sdram device attributes: burst lengths supported 1, 2, 4, 8, full page 8f 17 sdram device attributes: number of device banks 4 04 18 sdram device attributes: cas latency 2, 3 06 19 sdram device attributes: cs latency 0 01 20 sdram device attributes: we latency 0 01 21 sdram module attributes registered/buffered with pll if 22 sdram device attributes: general write-1/read burst, precharge all, auto-precharge 0e 23 minimum clock cycle at clx-1 (cl = 2) -260 10.0ns a0 1, 2 -360, -10 15.0ns f0 1. in a registered dimm, data is delayed an additional clock cycle due to the on-dimm pipeline register (that is, device cl [clo ck cycles] + 1 = dimm cas latency). 2. minimum application clock cycle time for the -260 and -360 is 10ns (100mhz), and for -10 is 15ns (66mhz). 3. cc = checksum data byte, 00-ff (hex). 4. r = alphanumeric revision code, a-z, 0-9. 5. rr = ascii coded revision code byte r. 6. ww = binary coded decimal week code, 01-53 (decimal) ? 01-35 (hex). 7. yy = binary coded decimal year code, 00-99 (decimal) ? 00-63 (hex). 8. ss = serial number data byte, 00-ff (hex). discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 8 of 21 19l7291.e93875a 8/99 24 maximum data access time (t ac ) from clock at clx-1 (cl = 2) -260 6.0ns 60 -360, -10 9.0ns 90 25 minimum clock cycle time at clx-2 (cl = 1) n/a 00 26 maximum data access time (t ac ) from clock at clx-2 (cl = 1) n/a 00 27 minimum row precharge time (t rp ) -260, -360 20.0ns 14 -10 30.0ns 1e 28 minimum row active to row active delay (t rrd ) 20.0ns 14 29 minimum ras to cas delay (t rcd ) -260, -360 20.0ns 14 -10 30.0ns 1e 30 minimum ras pulse width (t ras ) -260, -360 50.0ns 32 -10 60.0ns 3c 31 module bank density 64mb 10 32 address and command setup time before clock -260, -360 2.0ns 20 -10 3.0ns 30 33 address and command hold time after clock -260,-360 1.0ns 10 -10 1.0ns 10 34 data input setup time before clock -260, -360 2.0ns 20 -10 3.0ns 30 35 data input hold time after clock -260, -360 1.0ns 10 -10 1.0ns 10 36 - 61 reserved undefined 00 62 spd revision -260, -360 pc100 1.2a 12 -10 02 02 63 checksum for bytes 0 - 62 checksum data cc 3 64 - 71 manufacturers jedec id code ibm a400000000000000 72 assembly manufacturing location toronto, canada 91 vimercate, italy 53 serial presence detect (part 2 of 3) byte # description spd entry value serial pd data entry (hexadecimal) notes 1. in a registered dimm, data is delayed an additional clock cycle due to the on-dimm pipeline register (that is, device cl [clo ck cycles] + 1 = dimm cas latency). 2. minimum application clock cycle time for the -260 and -360 is 10ns (100mhz), and for -10 is 15ns (66mhz). 3. cc = checksum data byte, 00-ff (hex). 4. r = alphanumeric revision code, a-z, 0-9. 5. rr = ascii coded revision code byte r. 6. ww = binary coded decimal week code, 01-53 (decimal) ? 01-35 (hex). 7. yy = binary coded decimal year code, 00-99 (decimal) ? 00-63 (hex). 8. ss = serial number data byte, 00-ff (hex). discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 9 of 21 73 - 90 assembly part number -260 ascii 13m8734hcr -260t 31334d383733344843rr 2d32363054202020 4, 5 -360 ascii 13m8734hcr -360t 31334d383733344843rr 2d383054202020 -10 ascii 13m8734hcr -10t 31334d383733344843rr 2d31305420202020 91 - 92 assembly revision code r plus ascii blank rr20 5 93 - 94 assembly manufacturing date year/week code yyww 6, 7 95 - 98 assembly serial number serial number ssssssss 8 99 - 125 reserved undefined not specified 126 module supports this clock frequency -260, -360 100mhz 64 -10 66mhz 66 127 attributes for clock frequency defined in byte 126 -260, -360 clk0, cl=3, conap 85 -10 cl = 2, 3 06 128 - 255 open for customer use undefined 00 serial presence detect (part 3 of 3) byte # description spd entry value serial pd data entry (hexadecimal) notes 1. in a registered dimm, data is delayed an additional clock cycle due to the on-dimm pipeline register (that is, device cl [clo ck cycles] + 1 = dimm cas latency). 2. minimum application clock cycle time for the -260 and -360 is 10ns (100mhz), and for -10 is 15ns (66mhz). 3. cc = checksum data byte, 00-ff (hex). 4. r = alphanumeric revision code, a-z, 0-9. 5. rr = ascii coded revision code byte r. 6. ww = binary coded decimal week code, 01-53 (decimal) ? 01-35 (hex). 7. yy = binary coded decimal year code, 00-99 (decimal) ? 00-63 (hex). 8. ss = serial number data byte, 00-ff (hex). discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 10 of 21 19l7291.e93875a 8/99 absolute maximum ratings symbol parameter rating units notes v dd power supply voltage -0.3 to +4.6 v 1 v in input voltage sdram devices -1.0 to +4.6 serial pd device -0.3 to +6.5 register 0 - v dd pll 0 - v dd v out output voltage sdram devices -1.0 to +4.6 serial pd device -0.3 to +6.5 t a operating temperature (ambient) 0 to +70 c 1 t stg storage temperature -55 to +125 c 1 p d power dissipation 5.2 w 1, 2 i out short circuit output current 50 ma 1 f min minimum operating frequency 66 mhz 1. stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operati onal sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect r eli- ability. 2. maximum power is calculated assuming the physical bank is in auto refresh mode. recommended dc operating conditions (t a = 0 to 70?c) symbol parameter rating units notes min. typ. max. v dd supply voltage 3.0 3.3 3.6 v 1 v ih input high voltage 2.0 v dd + 0.3 v 1 v il input low voltage -0.3 0.8 v 1 1. all voltages referenced to v ss . discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 11 of 21 capacitance (t a = 25 c, f=1mhz, v dd = 3.3v 0.3v) symbol parameter organization units x72 max c i1 input capacitance (a0 - a9, a10/ap, a11, ba0, ba1) 11.5 pf c i2 input capacitance ( ras) 10 pf c i3 input capacitance ( cas) 10 pf c i4 input capacitance ( s0, s2) 9.0 pf c i5 input capacitance (ck0) 28 pf c i6 input capacitance (dqmb0 - dqmb7) 9.5 pf c i7 input capacitance (sa0 - sa2, scl, wp) 9 pf c i8 input capacitance (rege) 10 pf c i9 input capacitance (ck1 - ck3) 16 pf c i10 input capacitance (cke0) 9.5 pf c i11 input capacitance (we) 10 pf c io1 input/output capacitance (dq0 - dq63, cb0 - cb7) 16 pf c io2 input/output capacitance (sda) 11 pf discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 12 of 21 19l7291.e93875a 8/99 device dc output load circuit input/output characteristics (t a = 0 to +70?c, v dd = 3.3v 0.3v) symbol parameter x72 units notes min. max. i i(l) input leakage current, any input (0.0v v in 3.6v), all other pins not under test = 0v address and control inputs 10 10 m a dq0-63, cb0 - 7 -2 +2 i o(l) output leakage current (d out is disabled, 0.0v v out 3.6v) dq0-63, cb0 - 7 -2 +2 m a sda -1 +1 v oh output level output h level voltage (i out = -2.0ma) 2.4 v dd v 1 v ol output level output l level voltage (i out = +2.0ma) 0.0 0.4 1. see dc output load circuit. output 1200 w 50pf 3.3 v 870 w v oh (dc) = 2.4v, i oh = -2ma v ol (dc) = 0.4v, i ol = 2ma discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 13 of 21 operating, standby, and refresh currents (t a = 0 to +70?c, v dd = 3.3v 0.3v) parameter symbol test condition speed units notes -260 -360 -10 operating current 1 bank operation i cc1 t rc = t rc (min), t ck = min active-precharge command cycling without burst operation 801 801 614 ma 1 precharge standby current in power down mode i cc2p cke0 v il (max), t ck = min, cs =v ih (min) 180 180 128 ma 1 i cc2ps cke0 v il (max), t ck = infinity, s0, s2 =v ih (min) 34 34 34 ma precharge standby current in non-power down mode i cc2 cke0 3 v ih (min), t ck = min, s0, s2 =v ih (min) 396 396 344 ma 1 i cc2s cke0 3 v ih (min), t ck = infinity, s0, s2 =v ih (min) 79 79 79 ma no operating current (active state: 4bank) i cc3 cke0 3 v ih (min), t ck = min, s0, s2 =v ih (min) 441 441 389 ma 1 i cc3p cke0 v il (max), t ck = min, s0, s2 =v ih (min) (power down mode) 198 198 146 ma 1 burst operating current (active state: 4bank) i cc4 t ck = min, read command cycling 981 981 929 ma 1, 2 auto (cbr) refresh current i cc5 t ck = min, cbr command cycling 1343 1343 1052 ma 1 self refresh current i cc6 cke0 0.2v 34 34 34 ma 1. these parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of t ck and t rc . input signals are changed once during t ck (min). t ck (min) = 10ns (for -260 and -360) and 15ns (for -10). 2. the specified values are obtained with the dimm data outputs open. discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 14 of 21 19l7291.e93875a 8/99 ac characteristics (t a = 0 to +70?c, v dd = 3.3v 0.3v) 1. an initial pause of 200 m s, with cke0 held high, is required after power-up. a precharge all banks com- mand must be given followed by a minimum of eight auto (cbr) refresh cycles before or after the mode register set operation. 2. ac timing tests have v il = 0.8v and v ih = 2.0v with the timing referenced to the 1.40v crossover point. 3. the transition time is measured between v ih and v il (or between v il and v ih ). 4. ac measurements assume t t =1.2ns (1 volt/ns rise). 5. in addition to meeting the transition rate speci?cation, the clock and cke must transit between v ih and v il (or between v il and v ih ) in a monotonic manner 6. a 1 ms stabilization time is required for the integrated pll circuit to obtain phase lock of its feedback sig- nal to its reference signal. ac characteristics diagrams output input clock t oh t setup t hold t ac t lz 1.4v 0.8v 1.4v 1.4v 2.0v t t t ckh t ckl output 50pf z o = 50 w ac output load circuit for -260 and -360 vtt=1.4v output 50 w 50pf z o = 50 w ac output load circuit for -10 discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 15 of 21 clock and clock enable parameters symbol parameter -260, (device cl, t rcd , t rp = 2, 2, 2) -360, (device cl, t rcd , t rp = 3, 2, 2) -10 units notes min. max. min. max. min. max. t ck4 clock cycle time, dimm cas latency = 4 registered 10 1000 10 1000 15 1000 ns 1 t ck3 clock cycle time, dimm cas latency = 3 registered 10 1000 15 1000 15 1000 ns 1, 2 buffered 10 1000 10 1000 15 1000 ns t ck2 clock cycle time, dimm cas latency = 2 buffered 10 1000 15 1000 15 1000 ns 1 t ac4 clock access time, dimm cas latency = 4 registered 7.2 7.2 8.2 ns 1, 3 t ac3 clock access time, dimm cas latency = 3 registered 7.2 10.2 9.2 ns 1, 3 buffered 7.2 7.2 9.2 ns t ac2 clock access time, dimm cas latency = 2 buffered 7.2 10.2 9.2 ns 1, 3 t ckh clock high pulse width 3 3 3 ns 4 t ckl clock low pulse width 3 3 3 ns 4 t ces clock enable set-up time registered 2.1 2.1 2.1 ns 1 buffered 7.4 7.4 8.4 ns t ceh clock enable hold time registered 1.5 1.5 1.5 ns 1 buffered 0.0 0.0 0.0 ns t sb power down mode entry time 0 10 0 10 0 10 ns t t transition time (rise and fall) 0.5 10 0.5 10 0.5 10 ns 1. dimm cas latency = device cl [clock cycles] + 1 for register mode; dimm cas latency is one clock less for buffer mode. 2. for 66mhz clock, dimm cas latency = 3 is the standard application. 3. access time is measured at 1.4v. see ac output load circuit. 4. t ckh is the pulse width of clk measured from the positive edge to the negative edge referenced to v ih (min). t ckl is the pulse width of clk measured from the negative edge to the positive edge referenced to v il (max). discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 16 of 21 19l7291.e93875a 8/99 common parameters sym- bol parameter -260 -360 -10 units notes min. max. min. max. min. max. t cs command setup time registered 2.1 2.1 2.1 ns 1 buffered 7.4 7.4 8.3 ns t ch command hold time registered 1.5 1.5 1.5 ns 1 buffered 0.0 0.0 0.0 ns t as address and bank select set-up time registered 2.1 2.1 2.1 ns 1 buffered 7.4 7.4 8.4 ns t ah address and bank select hold time registered 1.5 1.5 1.5 ns 1 buffered 0.0 0.0 0.0 ns t rcd ras to cas delay 20 20 30 ns 2 t rc bank cycle time 70 70 90 ns 2 t ras active command period 50 100000 50 100000 60 100000 ns 2 t rp precharge time 20 20 30 ns 2 t rrd bank to bank delay time 20 20 30 ns 2 t ccd cas to cas delay time (same bank) 1 1 1 clk 1. the setup and hold times refer to the addition of the register. note that although the buffered setup times appear much great er, there is no additional clock cycle as there is in registered mode. 2. these parameters account for the number of clock cycles and depend on the operating frequency of the clock as follows: the num- ber of clock cycles = speci?ed value of timing/clock period (count fractions as a whole number). mode register set cycle symbol parameter -260 -360 -10 units notes min. max. min. max. min. max. t rsc mode register set cycle time 20 20 30 ns refresh cycle symbol parameter -260 -360 -10 units notes min. max. min. max. min. max. t srex self refresh exit time 10 10 10 clk 1 t ref refresh period 64 64 64 ms 1. 4096 cycles. discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 17 of 21 read cycle symbol parameter -260 -360 -10 units notes min. max. min. max. min. max. t oh data out hold time 3.6 3.6 3.6 ns 1 t lz data out to low impedance time 0.6 0.6 0.6 ns t hz3 data out to high impedance time 3.6 7.2 3.6 7.2 3.6 7.2 ns 1 t hz2 data out to high impedance time 3.6 7.2 3.6 9.2 3.6 9.2 ns 1 t dqz dqm data out disable latency registered 3 3 3 clk buffered 2 2 2 clk 1. referenced to the time at which the output achieves the open circuit condition, not to output voltage levels. write cycle symbol parameter -260 -360 -10 units min. max. min. max. min. max. t ds data in setup time 2.1 2.1 3.1 ns t dh data in hold time 1.6 1.6 1.6 ns t dpl data input to precharge 15 15 15 ns t dal3 data into active delay ( cas latency = 3) 5 5 5 clk t dal2 data into active delay ( cas latency = 2) 4 4 4 clk t dqw dqm write mask latency registered 1 1 1 clk buffered 0 0 0 discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 18 of 21 19l7291.e93875a 8/99 functional description and timing diagrams refer to ibm 168 pin sdram registered dimm functional description and timing diagrams (document 01l5868.e24564) for registered-mode operation. refer to the ibm 64mb synchronous dram die revision c datasheet (document 19l3265.e35856) for the functional description and timing diagrams for buffered-mode operation. refer to the ibm application notes serial presence detect on memory dimms and sdram presence detect definitions for the serial presence detect functional description and timings. presence detect read and write cycle symbol parameter min. max. units notes f scl scl clock frequency 100 khz t i noise suppression time constant at scl, sda inputs 100 ns t aa scl low to sda data out valid 0.3 3.5 m s t buf time the bus must be free before a new transmission can start 4.7 m s t hd:sta start condition hold time 4.0 m s t low clock low period 4.7 m s t high clock high period 4.0 m s t su:sta start condition setup time (for a repeated start condition) 4.7 m s t hd:dat data in hold time 0 m s t su:dat data in setup time 250 ns t r sda and scl rise time 1 m s t f sda and scl fall time 300 ns t su:sto stop condition setup time 4.7 m s t dh data out hold time 300 ns t wr write cycle time 15 ms 1 1. the write cycle time (t wr ) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. during the write cycle, the bus interface circuits are disabled, sda is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address. discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module 19l7291.e93875a 8/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 19 of 21 layout drawing 3.99 .157 max. side 1.27 0.10 .050 .004 4.24 .167 4.24 .167 (front) (back) r 1.00 .0393 note: all dimensions are typical unless otherwise stated. 2.0 .078 3.0 .118 detail a scale: 4/1 millimeters inches 66.68 2.63 6.35 .250 42.18 1.661 1.27 pitch .050 1.00 width .039 see detail a 1.50 38.1 (2) 0 3.18 .1255 133.35 5.25 131.35 5.171 127.35 5.014 .118 3.0 (2x) 4.00 .157 .700 17.80 front discontinued (4/1/00 - last order; 7/31/00 - last ship)
IBM13M8734HCD 8m x 72 1 bank registered/buffered sdram module ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 20 of 21 19l7291.e93875a 8/99 revision log rev contents of modi?cation 3/99 initial release (reflects pc100 rev 1.2 and 64mb sdram die revision c devices.) 5/99 updated i cc2s 7/99 removed preliminary. discontinued (4/1/00 - last order; 7/31/00 - last ship)
intern ational business machines corp.1999 copyright printed in the united states of america all rights reserved ibm and the ibm logo are registered trademarks of the ibm corporation. this document may contain preliminary information and is subject to change by ibm without notice. ibm assumes no responsibility or liability for any use of the information contained herein. nothing in this document shall operate as an express or implied lice nse or indemnity under the intellectual property rights of ibm or third parties. the products described in this document are not inten ded for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. no warranties of any kind, including, but not limited to, the implied warranties of merchantability or fitness for a particular purpose, are offered in this document . for more information contact your ibm microelectronics sales representative or visit us on world wide web at http://www.chips.ibm.com ibm microelectronics manufacturing is iso 9000 compliant. a discontinued (4/1/00 - last order; 7/31/00 - last ship)

▲Up To Search▲

Price & Availability of IBM13M8734HCD

	To Download IBM13M8734HCD Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .